Abstract -The sum-product algorithm (probability propagation) can be mapped directly into analog transistor circuits. These circuits enable t h e construction of analog-VLSI decoders for turbo codes, low-density parity-check codes, and similar codes.
Iterative decoding of turbo codes, low-density parity check codes, and similar codes is computationally demanding. It was speculated in [l, Section 41 that analog VLSI might be attractive in this respect. The where f is a function X x y x 2 -+ {0,1} and where 7 is an appropriate scale factor that does not depend on I.
Our main result is the circuit of Fig. 1 , whose function (for ideal subthreshold-CMOS or bipolar transistors) is given by As an example, a complete circuit module for X=Y=2={0, 1) and f(z,y,t)=l iff z + y + z r O (mod 2) is given in Fig. 2 . The transistor pairs at the four corners are current mirrors that make such modules freely cascadable. This particular circuit happens to be (a version of) the well-known Gilbert-multiplier.
Preliminary simulation results with realistic transistors indicate that analog decoders built with such circuits work very well and may outperform digital implementations by a distinct margin in terms of speced and/or power consumption. 
